ASIC Design Verification Engineer

发布时间:2019年01月29日 12:01    发布者:KT咨询
关键词: Design , verification

NO.487-【猎头职位:深圳需要五位 ASIC Design Verification Engineer】联系人:Raymond-Chen,邮箱,微信也可查询职位了!打开手机微信,搜号码“KTHR_COM”或查找微信公众帐号“KT人才”或扫描以上二维码即可添加,欢迎大家关注!

Job Description:

OURS is seeking an outstanding ASICVerification Engineer to verify the design and implementation. This positionoffers the opportunity to have a real impact in the dynamic andtechnology-focused company. You will be responsible for

Ø  Verifying the design, architecture andmicro-architecture using advanced verification methodologies

Ø  Defining the verification scope andcontributing to the development of the verification infrastructure

Ø  Collaborating with architects, designers, andsoftware engineers across sites to accomplish verification targets

Job Requirement:

Ø  A BS degree in Electrical Engineering,Computer Science or other equivalent disciplines with > 3 years of relevantwork or research experience, or a MS degree of the above areas with > 2years of similar experience.

Ø  Experience in verification using randomstimulus along with functional coverage and assertion-based verificationmethodologies

Ø  Fluency in Object Oriented Programming withC++ and/or SystemVerilog

Ø  Exposure to design and verification tools(VCS or equivalent simulation tools, debug tools like Debussy, GDB), andmethodologies (UVM or equivalent)

Ø  Passionate about debugging and comprehensiveproblem-solving skills

Ø  High proficiency in English - both orally andin writing form.

Ø  Excellent communication skills; botharticulate and a good listener.

Ø  Self-driven, result-oriented; able tomulti-task and determine priorities.

Ø  A proven fast learner and a team player.

Ø  Experience of working with foreign coworkersand remote teams is a plus.

福利:股票期权  住房补贴  五险一金  带薪年假


欢迎分享本文,转载请保留出处:/thread-560132-1-1.html     【打印本页】
您需要登录后才可以发表评论 登录 | 立即注册